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Abstract- This paper proposes a voltage-source converter for an 
on-board Electric Vehicle (EV) charger which is compatible with 
both the single- and three-phase (1-ϕ and 3-ϕ) grids. The classic 3-
ϕ active AC-DC rectifier circuit is used for both the 1-ϕ and 3-ϕ 
connection, but a new control scheme and LCL filter are designed 
to address the double-line frequency power pulsation issue caused 
by a 1-ϕ grid without using bulky DC capacitors. The third leg of 
the circuit is utilized to control the power pulsation in conjunction 
with stored energy in the LCL filter between the grid and charger 
rectifier. Neither additional active nor passive components are 
required. For the 3-ϕ connection, the rectifier is under balanced 
operation; when connected with the 1- ϕ grid, all three legs are 
controlled cooperatively as a 3-ϕ rectifier but under unbalanced 
operation to recreate the 1-ϕ voltage. Hence advantages from the 
3-ϕ rectifier such as space vector pulse width modulation 
(SVPWM) and Y/Δ transformation can be utilized to increase 
utilization of DC-link voltage and filter capacitance respectively. 
The operation principle, control, and LCL filter design are 
reported and validated by both simulation and experiments of a 3-
kW porotype.  
Index Terms- 1-ϕ and 3- ϕ compatible rectifier, EV battery on-
board charger, double-line frequency power pulsation, power 
decoupling.1 
 
I.  INTRODUCTION 
 
The on-board charger (OBC) for Electric vehicles (EVs) is 
attracting increasing attention [1-4] because of a rapid uptake 
of transport electrification [5, 6]. Major automobile production 
and consumption countries such as the U.S. and the U.K. have 
set ambitious EV development roadmaps in which the OBC has 
been defined as an important aspect [7, 8]. By 2035, the 
gravimetric and volumetric power densities of the OBC are 
expected to achieve 50 kW/kg and 60 kW/L according to the 
roadmap, which are approximately seven times higher than 
existing products [8].  
The Level 2 charging in which an AC supply with the current 
up to 60 A is fed has been commonly considered as a mandatory 
requirement for OBCs in the domestic and street-side charging 
[9, 10]. The voltage of such AC supplies can be either single-
phase (1-ϕ) or three-phase (3-ϕ). In fact, without additional 
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upgrade on circuit breakers, 3-ϕ supplies can effectively 
increase the charging rate by three times, showing a sensible 
and affordable solution for EV charging. The 3-ϕ supply is 
commonly available in premises and thus it is commercially 
valuable to equip the EV OBCs with both 1-ϕ and 3-ϕ grid 
connections [11, 12]. Yet most of commercial OBCs are only 
compatible with a 1-ϕ supply and it is hardly seen literature on 
combined 1-ϕ and 3-ϕ OBCs. The potentials of such technology 
and solution have been overlooked by both the industry and 
academia.  
However, the difference and challenge of combining single- 
and 3-ϕ OBCs are beyond only adding one more leg in the AC-
DC rectifier of the OBC. When the OBC is connected to a 1-ϕ 
supply, a large power pulsation at double line frequency [13] is 
generated at the AC-DC rectifier, which would not appear when 
connecting to a 3-ϕ supply. In this paper, the AC-DC rectifier 
of the OBC as shown in Fig. 1 is focused to enable both single- 
and 3-ϕ OBC connection and achieve high power density.   
TABLE I summarizes the techniques dealing with this 
double-line frequency power pulsation. Conventional 
techniques usually employ a bulk DC capacitor bank to reduce 
the voltage pulsation at the DC link of the rectifier. The power 
density is low due to the large number of capacitors at the DC-
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Fig. 1.  The diagram for EV chargers with a 1-ϕ grid. 
 
TABLE I   
COMPARISON AMONG DIFFERENT TECHNIQUES TO RESOLVE THE 
DOUBLE-LINE FREQUENCY POWER PULSATION 
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link. The reliability is also limited because the use of less 
reliable electrolytic capacitors is usually inevitable in this 
technique to achieve large capacitance.  
To increase the power density, [14] boldly directs the low 
frequency power pulsation into the batteries so the capacitance 
of the DC-link can be significantly reduced but the DC current 
provided by the OBC contains a large AC ripple at the double-
line frequency although the impact of the low frequency ripple 
current at to the batter is unclear. Some literature [15, 16] shows 
that the current pulsation will cause an adverse impact on the 
battery[17] such as the temperature increase, the capacity 
degradation, and the gassing.  
Advanced control techniques can eliminate the current 
distortion caused by the double-line frequency power pulsation. 
[18] employs a repetitive algorithm and a feed-forward 
controller to eliminate the output current distortion. [19] applies 
a feedback controller to reduce the current pulsation. However, 
those special control techniques are based on using the 
inconstant DC-link voltage largely pulsating at the double-line 
frequency to smooth the output DC current and a high control 
bandwidth must be employed. The pulsating DC voltage will 
cause voltage stress and over-modulation of semiconductors at 
the peak and bottom of the pulsation respectively.  
The active power filter (APF) can divert and store the double-
line frequency power pulsation by using much smaller energy 
storage components. There are different APF circuit topologies 
depending on the location of the APF and the type of 
components used for energy storage in the APF [13, 19-30].  
The APF can be implemented at the DC side [24, 25, 27] as 
shown in Fig. 2 (a) or AC side as shown in Fig. 2 (b) [13, 29, 
31]; there are inductor-based APFs [24] and capacitor-based 
APFs [13, 20, 21, 27]. To identify the optimal location and the 
type of the energy storage components used in APFs, the 
unified equations among these techniques are necessary.  
Reducing the cost and size of the APFs are important. [20] 
uses split-capacitors to control the current in both the rectifier 
and APF, and thus no extra switches are required. However, 
extra passive components are still needed to store the pulsating 
power. [30, 32] use novel topologies to reduce the capacitance 
but the voltage ratings of the capacitors and the semiconductor 
devices must be increased. Since the passive components 
storing the pulsating energy can dominate the volume and 
weight of the APF, it is important to investigate the 
volume/weight of the energy storage components.  
This paper proposes a universal converter which is 
compatible with both a 1-ϕ and 3-ϕ supplies. Unlike some other 
chargers [11, 12] in which the third leg of the rectifier is 
redundant when connected to a 1-ϕ supply, the proposed 
technique utilizes the third leg as part of the AC side APF to 
address the double-line frequency power pulsation issue while 
the other two legs are connected to the 1-ϕ AC supply. 
Furthermore, the low frequency power pulsation is diverted into 
the LCL filter between grid and converter and the capacitor at 
the LCL filter is used to store the power pulsation. Therefore, 
neither extra semiconductor nor passive components are 
required. From control’s perspective, unlike the conventional 
APF technique, which decouples and separately controls the dc 
power and the double-line frequency power pulsation, the 
proposed control operates three legs as an unbalanced converter 
when connected with a 1-ϕ supply. Therefore, some benefits 
from 3-ϕ converters can be utilized, namely, the Y/Δ 
transformation and space vector pulse width modulation 
(SVPWM) can be applied to amplify the equivalent capacitance 
in LCL filters for APF power pulsation storage and achieve 
higher DC voltage utilization compared with sinusoidal pulse 
width modulation (SPWM), respectively. When connected with 
a 3-ϕ supply, the third leg is used with the other two legs like a 
normal 3-ϕ rectifier and no APF is needed because no double-
line frequency power pulsation exists. 
The paper is organized as follows: section II derives the 
universal equations to evaluate the optimal APF circuit. Section 
III proposes the circuit and discusses its operation principle. 
Section IV discusses the parameter design procedure of the LCL 
filter for this combined single- and 3-ϕ rectifiers along with the 
size and weight comparison with the conventional circuit. 
Section V presents simulations and experiments to verify the 
design.  
 
II.  EVALUATIONS OF DOUBLE LINE FREQUENCY APFS 
BASED ON UNIFIED EQUATIONS 
 
Various APFs exist to filter the double line frequency power 
pulsation of a 1-ϕ rectifier. Fig. 2 (a) and (b) show the APF at 
the DC side AC side respectively. Either the inductor L or 
capacitor C or both can be used at the AC and DC side as energy 
storage components. Because both the topology and type of 
energy storage components can affect the current / voltage 
waveforms so does the power density of the APF, identifying 
the optimal circuit is complicated. A unified expression is 
derived to assess the performance of the different type of APFs 
as well as the volume expressions for the passive components 
are defined to support the selection of the APF in order to 
minimize the size of the passive components.  
 
A. Evaluating the Size and Weight of Inductors and Capacitors 
as Energy Storage Devices for APFs 
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Fig. 2.  The circuits of typical APFs: (a) the DC side APF, (b) the AC side APF. 
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To discuss the relationship between the volume/weight versus 
the maximum stored energy, Fig. 3 (a) and (b) records 241 
different capacitors and 121 different inductors from the 
market, including 49 inductors with silicon steel cores from the 
Hammond Manufacturing [33], 36 inductors with MPP power 
cores from the Magnetics Inc[34], 36 inductors with MPP 
power cores from ChangSung Corp [35], 19 inductor from 
Wurth Electronics’s HCFT series, 53 film capacitors from 
KEMET [36], 49 film capacitors from Vishay [37], and 139 
film capacitors from TDK [38]. It should be noted that the 
weight information of 39 capacitors from C4AE series is not 
available in the datasheets so the Energy v.s Weight relationship 
shown in Fig. 3 (b) contains 199 capacitors while Fig. 3 (a) 
contains all 238 capacitors to illustrate the Energy v.s Volume 
relationship. Moreover, to calculate the size and volume of 
inductors with MPP cores, the maximum magnetic flux density 
is set as 0.1 T and the fill factor = 0.4 is used as a typical value 
suggested in Magnetics Inc’s design guides [39] in toroidal 
cores. The commercial inductors have two current limits: the 
saturation current (donated by Isat), the current for temperature 
rise (donated by Irms). When evaluating the maximum energy 
storage capability, the rated current (donated by Irated) is 
employed, which is the minimum value of Isat and Irms, so that 
both the saturation constraints and the temperature constraints, 
are considered in Fig. 3.  
Fig. 3 shows that, although the size/weight difference with 
different manufacturers/series, the volume/weight of both the 
inductors and capacitors are approximately linear with their 
maximum energy storage. This linear relation can be expressed 
as (1) and (2) for inductors and capacitors:  
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where EngL / EngC is the maximum energy which can be stored 
in the L / C; Irated / Vrated is the rated maximum current/voltage, 
VOLL / WETL, and VOLC / WETC are the volume/weight of the 
inductor and capacitors, KVL / KWL and KVC / KWC the energy 
density coefficients per unit volume/weight for inductors and 
capacitors.  
Large energy density coefficients can result in small 
volume/weight. In Fig. 3, all the energy density coefficients can 
be obtained by choosing a specific point (as highlighted with 
blue in Fig. 3). For film capacitors, KVC ≈ 10-4 J/mm3, and KWC 
≈ 0.1 J/g; for silicon steel inductors, KVL ≈ 10-6 J/mm3, and KWL 
≈ 2×10-4 J/g; for inductors with MPP cores, KVL ≈ 5×10-7 J/mm3, 
and KWL ≈ 1×10-4 J/g. 
 
B. Unified Voltage and Current Equations of APF at the DC 
and AC Sides 
 
To derive the equation, an inductor is used for storing energy 
at the DC side APF as shown in Fig. 2 (a). The double-line 
frequency (notated as subscript 100 as the line frequency is 
considered as 50 Hz) power pulsation p100(t) = P100sin(2ωgt+θ) 
needs to satisfy:  
 ( ) ( ) ( ) ( ) ( )100 sin 2ll l l gdi tv t i t L i t P tdt ω θ= = +      (3) 
where the il(t) and vl(t) are the inductor current and voltage 
respectively; L is the inductor; ωg and θ are the grid’s angular 
frequency and phase angle respectively, p100(t) is the double line 
frequency power pulsation, and P100 is its magnitude.  
The solution of (3) is (4),  
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where K is the constant in general solutions of the differential 
equations, determined by il(0) as: ( ) ( )
100
0 cosgl
L
K i
P
ω
θ= + . 
Because il(0) can be controlled by setting specific value, K is 
determined by the control strategy. il(t) must be a real number 
so K ≥ 1 is required. Specially, when K = 1, (4) can be further 
simplified as, 
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Fig. 3.  The relationship between the volume/weight and the maximum energy 
storage for the inductors and film capacitors: (a) the energy vs the volume, and 
(b) the energy vs the weight.  
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Fig. 4(a) and (b) show the waveforms of il(t) and vl(t) at 
different K for the DC side APF. When K≥ 1, the DC offset of 
the inductor current occurs and both the mean and peak values 
increase when K increases. As shown in Fig. 4(a)-(b), the 
blue/red curves represent the positive/negative solutions in (4). 
When K= 1, the shape of the il(t) is sinusoidal within both [0, 
10] ms and [10, 20] ms as the grey curves, but il(t) flips over at 
the communication point when t = 10 ms so its polarity remains 
unchanged. This flip-over of il(t) will flip vl(t) because vl(t) = 
Ldil(t)/dt.  
If L is installed at the AC side, the equation to compensate 
P100 is as same as (3) and the solution remains as same as (4). 
However, the value K can only be 1 because the il(t) of the AC 
side APF needs a natural commutation point to change the 
polarity and there is no DC offset. Therefore, K = 1 is 
mandatory. il(t) and vl(t) are shown in Fig. 4 (c) and (d). From 
existing literature, (4) has been verified by both DC side APFs 
in [27, 40] and AC side APFs in [13].  
 
C. Volume/Weight Expressions of Passive Components  
 
Based on the unified solution in (4), the magnitude of il(t) for 
AC side APF and DC side APF has the same expression as 
shown in (6). 
 ( )( ) ( ) ( )100 1l g
Pmag i t K
Lω
= +   (6) 
From (6), it is obvious that the AC side inductor current 
equals to the smallest value of that in the DC side APF for 
storing the same amount of energy, i.e. K = 1. The inductance 
L and inductor current il(t) determine the volume of inductors.  
Substituting (6) into (1) yields (7): 
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  (7) 
Eq. (7) shows that the volume/weight of the required 
inductance is determined by the power pulsation (P100), the 
material (KVL / KWL), and the control stratagem (i.e. the value of 
K) from (6). 
When a capacitor is applied as the energy storage device, 
similar to the derivation of using the inductor, the double-line 
power pulsation needs to satisfy (8), where vc and ic are the 
voltage and current of the capacitor used in APF respectively. 
The general solutions of (8) are given in (9) and the volume 
expressions are in (10). As aforementioned, the solution and 
 
Fig. 4.  The waveforms for inductors as energy storage components: (a) il(t) in 
the DC side APF, (b) vl(t) in the DC side APF, (c)  il(t) in the AC side APF, and 
(d)  vl(t) in the AC side APF.  
Fig. 5.  The waveforms for capacitors as energy storage components: (a) il(t) in 
the DC side APF, (b) vl(t) in the DC side APF, (c)  il(t) in the AC side APF, and 
(d)  vl(t) in the AC side APF.  
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volume expressions of capacitor based APF in (8) and (9) are 
applicable for both the AC and DC side APFs. For DC side APF, 
K ≥ 1. For AC side APF, K = 1. The voltage and current 
waveforms of the capacitor at the DC and AC side APF are 
shown in Fig. 5.  
        ( ) ( ) ( ) ( ) ( )100 sin 2cc c c gdv tv t i t v t C P tdt ω θ= = +          (8) 
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where VOLC / WETC is the volume/weight of the capacitor, and 
KVC / KWC is the energy density per unit volume/weight. 
Because (10) has the same form to (7), one unified equation 
can be used to assess the volume and weight of the APF passive 
components, which depends on the location of the APF in terms 
of the value K and the type of the passive components in terms 
of the value of KL and KC. 
 
D. Optimal Circuit Selection  
 
From Fig. 5, it is obvious that the capacitor shows higher 
energy density than inductors considering both the size and 
weight, i.e. KVC ≫ KVL and KWC ≫ KWL, so the APF is in favour 
of using film capacitors for storing energy. However, as shown 
in Fig. 2, the voltage source APF with a capacitor needs an extra 
inductor for ripple current damping and limiting, which needs 
to be considered in the design.  
Existing techniques [25, 30, 41] use capacitance per watt 
(F/W) to identify the optimal circuit, and propose the APFs with 
small capacitance but a high voltage rating. However, the 
volume/weight of capacitors in different types of APFs have not 
been compared. The unified volume expression in (10) can be 
used to identify the circuit with optimal volume and weight.  
In (10), P100, ωg. KM are constant, and the only controllable 
parameter is K. To achieve the minimum volume, K = 1 should 
be selected no matter AC side or DC side APFs. However, when 
K = 1 of the DC side APF, the control variables, capacitor 
current and voltage ic(t) and vc(t), are non-sinusoidal with sharp 
changes as shown in Fig. 4 and Fig. 5. The widely spread 
spectrums of the voltage and current require a high control 
bandwidth to be implemented at the APF and the filtering 
performance is inevitably compromised [27]. Furthermore, the 
parasitic components might dominate the high-frequency 
impedance, resulting in errors of the instantaneous power 
equation in (3).  
Instead, K must be 1 when the AC side APF and both the 
voltage and current are sinusoidal. The control of side APF is 
much easier than the DC counterpart for the same power density 
of the APF so the filtering performance of the APF at the AC 
side is better.  
In conclusion, the APF using capacitors at the AC side has 
the advantages of low volume, low bandwidth control 
requirements, high filtering performance and robustness with 
parasitic parameters thus it has been selected in this paper.  
  
III. PROPOSED UNIVERSAL 1-Φ AND 3-Φ TOPOLOGY AND 
CONTROL FOR AC-DC RECTIFIER USED IN OBCS 
 
The proposed universal 1-ϕ and the 3-ϕ circuit is as shown in 
Fig. 6. When connected with a 1-ϕ supply, the third leg of the 
rectifier can be utilized to control the power flow to compensate 
the double-line frequency power pulsation, therefore no extra 
power electronic switches are required for the APF 
functionality. Moreover, the LCL filter between the supply and 
the converter can be utilized as energy storage components thus 
no extra passive components are required. Because the LCL 
filter inherently has inductors, no additional ripple current 
damping inductors are required in the APF. 
The LCL filter in Fig. 6 is highlighted in blue to emphases 
that it not only attenuates the switching harmonics but also 
stores the unbalanced power pulsation when used as part of the 
APF for a 1-ϕ connection.   
 
A. Double-Line Frequency Power Pulsation in Form of 
Sequence Networks 
 
The instantaneous power p(t) can be written in the form of 
sequence network, where the subscripts 0, 1, 2 donate the zero 
sequence, positive sequence, and negative sequence 
respectively.  If no zero-sequence current exists, the expression 
of p(t) is shown as (11): 
LO
A
D
ica(t)
icb(t)
icc(t)
Lg Lc
Cf
Cdc
iga(t)
igb(t)
igc(t)
vga(t)
vgb(t)
vgc(t)
 
(a) 
LO
A
D
ica(t)
icb(t)
icc(t)
vga(t)
Lg Lc
Cf
Cdc
iga(t)
igb(t)
igc(t)
 
(b) 
Fig. 6.  The proposed universal converter operates (a) with a 3-ϕ grid, and 
(b) with a 1-ϕ grid.  
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( )
( )
( )
( )
( )
( )
( )
( ) ( ) ( ) ( ) ( ) ( ) ( ) ( )
( ) ( ) ( ) ( )
0 1 0 2 1 1 1 2
2 1 2 2
T
a a
b b
c c
T T T T
T T
v t i t
p t v t i t
v t i t
V t I t V t I t V t I t V t I t
V t I t V t I t
      
=          
= + + +
+ +
 (11) 
There are six components in (11), and their contributions can 
be summarized in TABLE II. TABLE II shows that p100 is 
generated by coupling the positive and negative sequence. 
When connected with a balanced 3-ϕ supply, no negative-
sequence voltage and current exist so p100 is zero.  
A 1-ϕ supply can be considered as an unbalanced 3-ϕ supply, 
whereas the 3-ϕ voltages and the 3-ϕ currents are as (12):  
 
, 0
, 0
, , , 0
, , ,
ga gb gc g
ga gb gc g g
V V V V
I I I I I
   
=         
= −      
   
    
 (12) 
By using the abc/zpn transformation, the voltages and 
currents in the sequence network can be expressed as (13):  
[ ]0 1 2 2
0 1 2 2 ,
1, , , , 1, 1,1
3
1, , , , 0, 1 30 1 30
3
g g g abc zpn ga gb gc g
g g g abc zpn ga gb gc g
V V V T V V V V
I I I T I I I I
   
= =           = = ∠ − ∠       
      
        
 
  (13) 
where 22
2
1 1 1
1 1
3
1
abc zpnT α α
α α
  
=    
 is the matrix to compute the 
sequence components (positive, negative, and zero) from 3-ϕ 
abc system, and α = 1 30∠ −   is the complex operator for the 
2π/3 rotation.  
Substituting (13) into TABLE II derives (14) which is the 
expression of 100 vgP −

 (the phasor of the double-line frequency 
power pulsation generated by the grid) in form of sequence 
network:  
 
100 2 1 1 2
3 3
2 2
3 1 1 3 1 130 30
2 3 2 33 3
1
2
vg g g g g
g g g g
g g
P j V I j V I
j V I j V I
j V I
−
= − −
      
= − ∠ − − ∠            
= −
    
    
 
 (14) 
 
B. Operating Principles  
 
As concluded in Section II, the AC side APF with capacitors 
is preferred. The Y/Δ transformation can amplify the equivalent 
capacitance provided by the LCL filter.  
When connected with a 3-ϕ supply as shown in Fig. 6 (a), the 
3-ϕ s of the converter are balanced. A 1-ϕ equivalent circuit is 
shown in Fig. 7 (a). Because p100 = 0, there is no double-line 
frequency power pulsation. The voltage phasor of the rectifier 
is controlled as ( ) gcvt g g g cV V j L L Iω= + +   . The subscript cvt 
donates the voltage generated by the converter (rectifier).  
When connected with a 1-ϕ supply as shown in Fig. 6 (b), the 
equivalent circuit is shown in Fig. 7 (b) where vcvta, vcvtb, and 
vcvtc are the 3-ϕ voltages of the converter, and vcfa, vcfb and vcfc 
are the 3-ϕ voltages across the Cf. Both the power supply and 
impedance are asymmetrical, and the circuit needs to be 
simplified. By using the superposition theory, the unconnected 
terminal (Phase-C) is substituted by a current source with the 
current as zero, i.e. igc = 0. The Phase-A and Phase-B form the 
line and neutral of the 1-ϕ where the current is ig and –ig 
respectively as shown in Fig. 8 (a). The sequence network 
circuits in terms of the forward and backward sequence are 
TABLE II 
THE DC POWER AND 100HZ POWER RIPPLE FROM THE SEQUENCE 
NETWORK 
 
V I P (dc) 100P

 (@100 Hz) 
1 1 ( )1 1 1 13 cos2 v iV I θ θ−  0 
2 2 ( )2 2 2 23 cos2 v iV I θ θ−  0 
2 1 0 2 1
3
2
j V I−
 
 
1 2 0 1 2
3
2
j V I−
 
 
0 1 0 0 
0 2 0 0 
 
 
Lg Lc
3Cf
vg vcvt
 
(a) 
vga(t) ia(t)
ib(t)
ic(t)
vcvta(t)
vcvtb(t)
LcLg
LcLg
LcLg vcvtc(t)
3Cf 3Cf 3Cf
vcfa(t)
vcfb(t)
vcfc(t)
 
(b) 
Fig. 7.  The equivalent circuits with a 3-ϕ and 1-ϕ grid: (a) the 1-ϕ equivalent 
circuit with a 3-ϕ grid, and (b) the equivalent circuit with a 1-ϕ grid. 
iga=ig(t) ia(t)
ib(t)
ic(t)
vcvta(t)
vcvtb(t)
LcLg
LcLg
LcLg vcvtc(t)
igb=−ig(t)
igc=0
3Cf 3Cf 3Cf
vcfa(t)
vcfb(t)
vcfc(t)
 
(a) 
Lg Lc
3Cf
Vcvt1
3Cf
Vcvt21
30
3
g
g
I
I = ∠ −  2 303
g
g
I
I = ∠ 
Lg Lc
 
(b)                                                                        (c) 
Fig. 8.  The equivalent circuits with a 1-ϕ grid: (a) the equivalent circuit with 
current sources, (b) positive-sequence equivalent circuit, and (c) negative 
sequence equivalent circuit.
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shown in Fig. 8 (b) and (c) where the positive sequence current 
is 1gI

 and the negative sequence current is 2gI

. The controlled 
voltage of the rectifier at each phase (vcvta, vcvtb, and vcvtc) can be 
expressed in the positive sequence (i.e. 1cvtV

) and the negative 
sequence (i.e. 2cvtV

) as shown in Fig. 8 (b) and (c).   
Two requirements need to be satisfied: 1) the gI

 needs to be 
controlled as (15), and 2) the capacitor Cf should store all 
double-line frequency power pulsation generated by the grid, 
100 100Cf vgP P− −=
 
 as (16).  
 
100 100
2 gg cfa cfb g g
Cf Vg
V V V j L I
P P
ω
− −
  
− − =   
=
   
 
 
(15) 
 (16) 
where 100 CfP −

 and 100 vgP −

are the double-line frequency power 
generated by capacitors and the grid respectively.  
The 100 CfP −

is derived as (17) from TABLE II: 
 ( )
( )
100 2 1 1 2
1 2
2 1
1 2
3 3
2 2
33
2 3
9
Cf cf cf cf cf
cf cfg f
cf cfg f
cf cfg f
P j V I j V I
V j C V
j
V j C V
C V V
ω
ω
ω
−
= − −
  
= −   + 
=
    
 
 
 
      (17) 
Substituting 
0
12
2
1 1 1
1
cf
cfa
cf
cfb
cf
V
V
V
V
V
α α
       
=            





 into (15) derives (18), 
and substituting (17) into (16) derives (19). Consequently, the 
two requirements are transformed in the form of sequence 
network:  
( ) ( )1 2
1001 2
11 30 1 30
3
1
9 18
cf cf REC
vg gcf cf g
g f g f
V V V
jV V P V I
C Cω ω
−
 ∠ + ∠ − =
− = =
   
      
(18) 
(19) 
where 2 gREC g g gV V j L Iω= −
  
 is a defined vector.  
There are two variables ( 1cfV

 and 2cfV

) in the two 
equations,(18) and (19). The solution can be derived as (20):  
 1
2
1 1 30
23
1 1 30
23
cf REC
cf REC
V V
V V
   
= ± Λ ∠ −         
= Λ ∠     
   
   
 (20) 
 
where 
2
1004
3 9
vgREC
g f
V P
Cω
−Λ = −
 

 is a defined vector.   
From Fig. 8 (b) and (c), the rectifier voltage in the positive 
and negative sequences need to be controlled as: 
( )
( )
1 1 1
2 2 2
+ 3 -30
3
+ 3 30
3
g
cvt cf cf g f g c
g
cvt cf cf g f g c
IV V V j C j L
IV V V j C j L
ω ω
ω ω
    = − ∠        = − ∠    

   

   
 (21) 
 
Fig. 9.  The open-loop control block for the 1-ϕ connection.  
α 
(V)
SVPWM Boundary
SPWM Boundary
Trajectories of voltage 
vector at different Cf: 
Cf = 50 μF;
Cf = 16 μF
Cf = 10 μF
β (V)
 
Fig. 10.  The diagram of typical solution trajectories with the boundaries of both 
SPWM and SVPWM (Vdc = 650V, P100 = 3.3kW). 
 
In order to increase the DC voltage utilization, the SVPWM 
is used, in which the voltage reference in the αβ axis is required 
as : 
0
1
12 2
2
2
1 1
cvt
cvt cvt
cvtabc zpn abc
cvt cvt
cvt
V
V V
T T V
j jV V
V
α
αβ
β
           
= =      
−       

 

 

 (22) 
where 2
1 0
1 3
2 2
1 3
2 2
abcT αβ
    
= −   
− −  
 and 22
2
1 1 1
1
1
zpn abcT α α
α α
  
=    
 are 
the matrix to performs the zpn to abc transformation, and the 
abc to αβ transformation respectively.  
Therefore, the open-loop control of this unbalanced operation 
for a 1-ϕ connection can be illustrated in Fig. 9. With setting the 
complex power 

S , the sequence network voltages on the Cf, the 
sequence network voltages on the converter, and the converter 
voltage in the αβ axis are derived, and the switching signals are 
generated with SVPWM modulation block.  
Fig. 10 shows the trajectory of the required rectifier voltage 
by using the technique in Fig. 9. Because the rectifier is 
operating in an unbalanced condition, the trajectory is not a 
circle but an ellipse. Because the SVPWM is applied, the 
S

gI

1
2
     


cf
cf
V
V
(20)
β
     


aV
V
SV
PWM
1, 2
3, 4
5, 6
s s
s s
s s
     
*
2

gV
1 1  
− j j
PLL
( )gv t
(21) 1
2
     


cvt
cvt
V
V
gtω
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modulation range is increased by 15% compared with the 
conventional SPWM techniques thus, without increasing the 
DC-link voltage, the required voltage can be fully covered with 
a useful margin for other possible grid connection requirements 
such as voltage fluctuation and reactive power provision. 
 
IV. PARAMETER DESIGN FOR LCL FILTER & DC CAPACITOR 
 
A. LCL Filter Design and Size/weight Evaluation 
 
The LCL filter, as shown in Fig. 6, comprises the capacitor 
Cf, the grid-side inductor Lg, and the converter-side inductor Lc. 
Three requirements of parameters in the LCL need to be met for 
achieving both harmonics filtering and APF functions: 1) 
storage of the double-frequency power pulsation p100; 2) 
limitation of the converter side ripple current Ic, and 3) 
Compliance with the grid code [42] of the grid side current Ig.  
The size of Cf is determined by the value of p100 and the 
capacitor voltage. Due to unbalanced operation, the maximum 
voltage of the capacitor is possibly larger than the peak value of 
the 1-ϕ supply voltage.  
For a fixed DC-link voltage, the capacitor maximum voltage 
can be located at the trajectory of the AC voltage as shown in 
Fig. 10. To ensure linear modulation, the elliptical trajectory of 
the unbalanced voltage must be within the boundary of the 
circular trajectory of balanced voltage. If Cf is too small, the 
elliptical trajectory would exceed the circular boundary, 
resulting in non-linear modulation; if Cf is too large, the 
modulation index would be small, so the dc voltage utilization 
is compromised. As shown in Fig. 10, the SVPWM increases 
the inverted AC voltage by about 15% than the SPWM due to 
higher DC-link voltage utilization, meaning smaller Cf when 
using SVPWM or additional voltage margin if the same Cf. 
Fig. 11(a) shows the procedure to derive the required 
minimum Cf to avoid over-modulation under the premise of 
satisfying eqs. (18) and (19). As shown in Fig. 11(b), Cf 
increases with the increase of the power rating. The capacitance 
value of Cf can be then defined by the voltage shown in Fig 10 
and the power shown in Fig. 11(b).  
The ripple current requirement (i.e. the requirement 2) needs 
the converter side inductor Lc to satisfy the limit of the current 
ripple required by the converter. The equation for the 
inductance calculation is given in [43] and shown as (23).  
 
max6
DC
c
sw
V
L
f I
≥
Δ
 (23) 
where fsw is the switching frequency and the ΔImax is the 
maximum ripple current allowed at the converter circuit.  
The grid current requirement (i.e. the requirement 3) is met 
by achieving the harmonics attenuation, which is calculated by 
using the transfer function of the LCL filter. The largest grid 
harmonic appears when the 1-ϕ grid is connected (see 
Appendix), giving the transfer function of the LCL filter for 1-
ϕ connection: 
( ) ( )( ) ( ) ( )3
2
3
g har
LCL har
cvt har g c f g c
I s
G s
V s s L L C s L L
−
−
−
= =
+ +
    (24) 
Since fsw is much larger than the resonant frequency between 
the capacitor and inductor in the LCL filter, then s3LgLcCf ≫ 
s(Lg+Lc). Therefore, GLCL(s) can be simplified as (25) at fsw : 
 ( ) ( )3
2
3LCL har g c f
G s
s L L C−
≈  (25) 
where Vhar(s) is the harmonic voltage of the converter, and Ihar(s) 
is the harmonic current injected to the grid.  
The closed-form expressions of the switching harmonic 
voltages are derived in [44], showing that the most significant 
harmonic has the frequency fsw. The magnitude of the most 
significant harmonic in a half-bridge is:  
 0
2 2
2
dc dc
har
V V
V J Mπ
π π
 
= ≤    (26) 
where Vhar is the most significant harmonic’s magnitude, J0 is 
the first-order Bessel function and is always smaller than 1; M 
is the modulation index within [0, 1]. When M = 0, Vhar reaches 
its maximum value.  
 ( )har har LCL har sw stdI V G s j Iω−= = ≤  (27) 
Calculate the converter voltage            
 and         in the αβ axis using (20), (21), (22)
Plot the voltage vector trajectory and compare 
it with the SVPWM limits
Save the minimum value of required Cf
Increase 
Cf
S

Give a complex power
Calculate the grid current
1cvtV

2cvtV

Y
N
Over-modulation?
*2 / ( )g gI S V=
  
 
(a) 
  
(b) 
Fig. 11.  The minimum Cf with different power ratings and Vdc (modulation 
index = 1): (a) the flowchart of deriving the minimum Cf and (b) the derived 
minimum Cf. 
TABLE III   
LCL PARAMETERS FOR THE SYSTEM BY USING THE DESIGN TECHNIQUE IN 
[43] 
 
S 
(kVA) 
fg 
(Hz) 
fsw 
(Hz) 
Vg  
(V rms) 
Vdc 
(V) 
Lg 
(mH) 
Lc 
(mH) 
Cf 
(μF) 
200 60 20 k 480 1200 0.27 0.1 10 
10 50 50 k 380 650 0.336 0.430 0.95 
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where Istd is the maximum harmonic limit in the grid code. This 
paper applies IEEE Std 519 [42] as the grid limits in which Istd 
= 0.3%Irated when fsw > 35fg.  
From (26) and (27), the minimum value of Lg is derived as:  
 ( )3
4
3
dc
g
sw c f std
V
L
L C Iπω
≥  (28) 
Fig. 11, (23) and (28) can be used to determine Cf, Lc, and Lg 
respectively. The proposed technique requires larger Cf than the 
existing design because the value of  Cf is determined by voltage 
modulation and energy storage given by Fig. 10 and Fig. 11. In 
this paper, the DC-link voltage needs to be regulated at 650 V 
which is commonly used in OBCs and the 1-ϕ power rating is 
set to be 10 kW, which covers the common 6.6 kW and 3.3 kW 
Level 2 and Level 1 charging standards.  
The required Cf is 14.3 μF obtained from Fig. 11, which is 
larger than 0.95 μF of the conventional method in [43]. 
However, (28) shows that the increase of Cf can lead to a 
decrease of Lg. The total volume and weight of the LCL filter 
need to be assessed.  
Denoting KCf as the coefficient of quantifying the increase of 
Cf, considering Lc remains unchanged from (23), then Lg is 
decreased by KCf from (28). The volume and weight of the LCL 
filter are functions of KCf, and can be expressed as (29) and (30) 
respectively:  
( ) ( )
( ) ( )
3
3
TOT Cf Cf Cf Lg Cf Lc
TOT Cf Cf Cf Lg Cf Lc
VOL K K VOL VOL K VOL
WET K K WET WET K WET
 = + +
= + +


 
(29) 
(30) 
where VOLTOT, VOLCf, VOLLg and VOLLc, WETTOT, WETCf, 
WETLg, and WETLc are the volume and weight of LCL filter, Cf, 
Lg, and Lc respectively. 
In order to compare with the LCL design from [43] which was 
for 200 kVA, the LCL filter is recalculated by using the same 
method in [43] to compare with the filter used in this proposed 
method at 10 kVA, 650 V DC-link system. The LCL parameters 
of the conventional method in [43] at 200 kVA and 10 kVA are 
shown in TABLE III, and its volume/weight can be evaluated 
with Fig. 12. For the 200 kVA system [43], Lc= 100 μH, Lg= 
270 μH, Cf= 10 μF; the rated current and voltage are 240 A 
(rms) and 1200 V (peak). If a 30% margin is used for the 
inductor current and capacitor voltage, the required maximum 
energies stored in Lc, Lg, and Cf are EngLc = 0.5Lg (1.3× 2
×240)2 J = 9.78 J, EngLg = 0.5Lc(1.3× 2 ×240)2 J = 26.4 J and 
EngCf = 0.5Cf (1.3×1200)2 = 12.2 J. Their volume and weight 
can be evaluated with the energy density equation in (1). In [43], 
Lg used silicon steel inductors where KVL ≈ 10-6 J/mm3 and KWL≈ 
2×10-4 J/g, giving VOLLg = EngLc / KVL = 26.4×106 mm3 and 
WETLg = = EngLc / KWL = 132×103 g; Lc used nanocrystalline 
based inductor, and the volume is given as VOLLc = 6.78×106 
mm3 in [43], and WETLc = VOLLc / density = 34×103 g when 
density ≈ KVL / KWL = 5.0 g/cm3; Cf used film capacitors where 
KVC ≈ 10-4 J/mm3, KWC ≈ 0.1 J/g, and VOLCf = 121×103 mm3, 
giving WETCf = 121 g. Therefore, the total volume and weight 
for the system with KCf = 1 can be derived as: VOLTOT(KCf = 1) 
= 9.99×108mm3; WETTOT(KCf = 1) = 4.98×105 g.  
TABLE IV
VOLUME/WEIGHT COMPARISON  OF THE LCL FILTER BETWEEN DESIGNED VALUES AND VALUES IMPLEMENTED WITH COMMERCIALIZED DEVICES FOR THE 
CONVENTIONAL OBC WITH KCF= 1 
 
 Designed parameters Selected devices 
Energy capacity (J) (r3) Evaluated volume  (mm
3) 
(r4) Evaluated weight (g) 
(r5) Actual 
volume 
(mm3) 
Actual 
weight 
(g) Designed parameters 
Selected 
devices 
Designed 
parameters 
Selected 
devices 
Designed 
parameters 
Selected 
device 
Lc 
336 μH  
@ 28 A 
7443763540470 (r1) × 7 
(329 μH, 31 A)  0.1310 0.1581 2.62×10
5 3.16×105 1310 1720 3.62×105 1568 
Lg 
430 μH  
@ 28 A 
7443763540470 × 9 
(423 μH, 31 A)  0.1673 0.2033 3.35×10
5 4.06×105 1670 2202 4.65×105 2016 
Cf 
0.9 μF  
@ 845V 
MKP1848510094K2 (r2) 
(1 μF, 900V) 0.3418 0.4050 3418 4050 3.4 4.1 5472 6.0 
 
(r1) 7443763540470 is an inductor from Wurth Electronics Inc, and its volume/weight is 51660 mm3 / 224.0 g. 
(r2) MKP1848510094K2 is a film capacitor from Vishay, and its volume/weight is 5472 mm3 / 6 g.  
(r3) Energy capacity equals 0.5LI2 for inductors and 0.5CV2 for capacitors. For instances, the energy capacity of Lc with designed parameters is 0.5 × 336 μH 
× (28 A)2 = 0.1311 J; the energy capacity of Lc implemented with selected devices is 0.5 × (47 μH × 7) × (31 A)2 = 0.1581 J. 
(r4) Eq. (1) shows that VOLL = energy capacity / KVL; eq. (2) shows that VOLC = energy capacity / KVC.  KVL ≈ 5×10-7 J/mm3 and KVC = 1×10-4 J/mm3 can be 
extracted from Fig. 3.   
(r5) The two coefficients KWL ≈ 1×10-4 J/g and KWC = 0.1 J/g from Fig. 3 are used to evaluate the weight.  
 
Estimate the energy density coefficient (KVL, 
KWL, KVC, KWC) from Fig. 3
Determine the LCL parameters:
Lc, Lg, Cf, and the maximum current and voltage
Calculate the 
maximum energy 
capacity
Calculate the volume and weight from (1) and (2) 
2
2
1
2
1
2
L
C
Eng LI
Eng CV

=
=
L
L
VL
L
L
WL
EngVOL
K
EngWET
K

=
=
L
C
VC
L
C
WC
EngVOL
K
EngWET
K

=
=
( )
( )
3
3
TOT Cf Lc Lg
TOT Cf Lg Lc
VOL VOL VOL VOL
WET WET WET WET

= + +
= + +
Calculate the total volume and weight
 
Fig. 12.  The flow-chart to evaluate the volume/weight of the LCL filter.
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From Fig. 13(a), the optimal volume can be achieved when 
KCf = 15.25. From (23), Lc remains unchanged; from (29) and 
(30), Lg is decreased to (270 μH / KCf) = 17.7 μH and Cf is 
increased to (10 μF × KCf ) = 153 μF. From (29) and (30), the 
total volume and weight are VOLTOT(KCf = 15.25) = 3.11× 107 
mm3 and WETTOT(KCf = 15.25) = 1.33×105 g, respectively. 
Similarly, from Fig. 13(b), the optimal weight can be achieved 
when KCf = 31.50. From (23), Lc remains unchanged; from (29) 
and (30), Lg is decreased to 270 μH / KCf = 8.57 μH and Cf is 
increased to 10 μF × KCf = 315 μF. According to (29) and (30), 
the total volume and weight are VOLTOT(KCf = 15.25) = 3.4× 107 
mm3 and WETTOT(KCf = 15.25) = 1.3×105 g, respectively.  
The total volume and weight of the LCL filter can be plotted 
by using (28) and (29) as illustrated in Fig. 13. It is clearly 
shown that the design in [43] can be improved by increasing KCf 
so the total volume and weight of the LCL filter can be 
decreased. The optimal KCf for the total volume and weight can 
be calculated by setting the first derivatives to be zero as 
( )
0=TOT
VOL
d VOL
dK
 and ( ) 0=TOT
VOL
d WET
dK
. The solutions are: 
opt vol
opt wet
Lg
Cf
Cf
Lg
Cf
Cf
VOL
K
VOL
WET
K
WET

=
=
 
(31) 
(32) 
where 
opt volCf
K  and 
opt wetCf
K  are the KCf for the optimal 
volume and the optimal weight respectively.  
When (31) is met, Cf Cf Lg CfK VOL VOL K= , which means that 
the when Cf and Lg have the same volume, the optimal volume 
can be reached. Similarly, when the Cf and Lg have the same 
weight, (32) is met and the optimal weight can be reached. In 
the conventional design, both the volume and weight of Lg is 
much larger than Cf due to a small capacitance of Cf. However, 
in this proposed design, the increased capacitance Cf  will enable 
the volume and weight of the Cf and Lg become closer to each 
other, thus the total volume and weight of the filter will become 
closer to the optimum.  
For S = 10 kVA with the LCL designed technique in [43], the 
parameters can be derived as the marker 4 of Fig. 13(c): Lc, Lg, 
and Cf are 336 μH at 21.5 A, 420 μH at 21.5 A and 0.96 μF at 
650 V, respectively. If a 30% margin is used for the inductor 
current and capacitor voltage, the currents for both Lc and Lg are 
28.0 A, and the voltage for Cf is 845 V. Thus, the energy stored 
in Lc, Lg, and Cf are EngLc= 0.5 × 336 μ ×282 = 0.1311 J, EngLg 
= 0.5 × 336 μ ×282 = 0.1673 J, and EngCf= 0.5 × 0.9 μ × 8452 = 
0.3418 J, respectively. If both Lc and Lg use inductors with MPP 
cores with KVL ≈ 5×10-7 J/mm3, and KWL ≈ 1×10-4 J/g as shown 
in Fig 1, the volume and weight are of inductors are: VOLLc = 
2.62×105 mm3, WETLc = 1.31×103 g, VOLLg = 3.34×105 mm3, 
WETLg = 1.67×103 g. For Cf, KVC = 1×10-4 J/mm3, KWC = 0.1 J/g, 
EngCf = 0.5CV2 = 0.3418 J, therefore, VOLCf = EngCf/KVC = 
0.3418 / 1×10-4 = 3.42×103 mm3, and WETCf = EngCf/KWC = 
0.3418 / 0.1 = 3.42 g.  
To verify the designed effectiveness of the designed value, 
TABLE IV is added to compare the weight and volume between 
the designed parameters and the commercial devices. The 
evaluated volume and weight are 1.8×106 mm3 and 8.95×103 g; 
the volume and weight of actual commercial components are 
1.8×106 mm3 and 8.95×103 g. The differences between 
evaluation and actual devices are small as shown in Table IV . 
It should be noted that the weight and volume differences on 
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KVOL = 1
(a)
(b)
1
2
3
1
4
4
5
6
7
(c)
System in [43] The proposed system 
Marker ○1  ○2  ○3  ○4  ○5  ○6  ○7  
Comment 
Existing 
value in 
[43]
Existing 
value in 
[43]
Existing 
value in 
[43]
Value 
based 
[43] 
Optimal 
Volume 
Optimal 
Weight 
p100: Cf= 
16 μF 
KVOL 1.00 15.25 31.50 1.00 10.28 22.93 16.67 
VOLTOT 
(mm3) 9.99×10
8 3.11×107 3.4×107 1.80×106 9.90×105 1.07×106 1.02×106 
WETTOT 
(g) 4.98×10
5 1.33×105 1.3×105 8964 4528 4388 4406 
Lc (μH) 100 100 100 336 336 336 336 
Lg (μH) 270 17.7 8.57 430 41.8 18.8 25.8 
Cf (μF)  10 153 315 0.96 9.89 22 16 
KCf
KCf
Cf
Optimal 
Volume
Optimal 
Weight
 
Fig. 13.  The total (a) volume and (b) weight of the LCL filter versus KCf, and (c) 
the specific parameters from the above figures. The blue curves / markers / data 
are for the 200 kVA system in [43]; the red curves / markers / data are for the 10 
kVA system.  
(50 kHz, Cdc = 6.1μF)
Cdc = 1.1 mF for P100
  
Fig. 14.  The required DC capacitance comparison between p100 and PSW. Pdc = 3 
kW, Vdc = 650 V, ΔVdc= 13 V (2% of Vdc).  
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the capacitor Cf between evaluation and actual device are more 
significant than that from the inductors. However, the capacitor 
is much smaller and lighter than the inductor thus this deviation 
between evaluation and actual commercial components can be 
neglected in the LCL filter design.  
Fig. 13 clearly shows that volume and weight can be 
decreased with increased KCf. The LCL filter reaches the 
optimal volume and weight when KCf = 10.28 and 22.93 
respectively. If Cf is set as 16 µF in this proposed method, then 
KCf = 16.67, VOLTOT = 1.02×106 mm3and WETTOT = 4406 g, 
which are closer to the optimum. The volume and weight of the 
LCL filter with KCf = 16.67 (the marker 7 in Fig. 13) can be 
reduced by 76.47% and 103.4% respectively compared to the 
conventional design with KCf = 1 (the marker 4 in Fig. 13).  
In conclusion, although the proposed technique requires that 
the LCL filter not only attenuates the harmonic current to the 
grid but also store the double-line frequency power pulsation, 
both the size/weight of the LCL filter can be reduced with the 
proposed technique because the increased capacitance Cf for 
storage has moved the total volume and weight closer to the 
optimum as shown in Fig. 13.  
 
B. Parameter Design for the DC-Link Capacitor 
 
For the conventional 1-ϕ HB converter, the capacitance 
required to smooth the 100 Hz power pulsation is given as [45]:  
 
( )
=
12
2
dc dc
dc
g dc dc
g dc dc
P PC
V VV V ωω
>
Δ Δ  
 (33) 
The proposed APF technique can eliminate the double-line 
frequency power pulsation. Therefore, the switching harmonics 
determine the DC capacitance.  
The closed-form expressions of the switching harmonic 
voltages in [44] show that the most significant harmonics 
locates at the switching frequency fsw. The magnitude of the 
most significant harmonic is:  
 0
2 2
2
dc dc
sw
V V
V J Mπ
π π
 
= ≤    (34) 
where J0 is the Bessel function of the first kind, and M is the 
modulation index. When M = 0, VSW reaches its maximum 
value.  
If the AC output voltage and current are: vsw(t) = 
Vswsin(ωswt+θswu) and isw(t) = Iswsin(ωswt+θswi), where θswu and 
θswi are the initial phase of vsw(t) and isw(t). The instantaneous  
power at the AC output is p(t) = (Vgsin(ωgt) + 
Vswsin(ωswt+θswu))×(Igsin(ωgt) + Iswsin(ωswt+θswi)). Because Isw 
needs to be smaller than 4% of the grid current Ig to comply 
with the grid code [42], it can be neglected. Therefore, the 
expression of psw(t) and its magnitude PSW are:  
 
( ) ( ) ( )
1
2
sw sw g g sw swu
swS gW
p t V I sin t sin t
IP V
ω ω θ
=
+

≈
 (35) 
Because the semiconductors do not store energy, PSW also 
donates the magnitude of the instantaneous power at the DC-
link. The PSW for an unbalanced 3-ϕ converter is three times 
smaller than that in a half-bridge. The required capacitance 
needs to meet:  
 3 6=
1
2
ω
ω
>
Δ Δ  
sw sw
dc
sw dc dc
sw dc dc
P PC
V VV V
 (36) 
Fig. 14 shows the comparison of the required DC capacitance 
for the PSW at switching frequency and for the p100 at the double-
line frequency. The Cdc for PSW is significantly smaller than the 
Cdc for p100, especially for the applications with a large fsw. 
Because the proposed technique only needs Cdc for PSW, the size 
and volume can be greatly reduced. For fsw = 50 kHz, Cdc ≥ 6.1 
μF, and a 10 μF capacitor is used for Cdc in this paper.  
 
V. SIMULATION AND EXPERIMENT RESULTS 
 
A. Simulations 
 
The proposed circuit is shown in Fig. 6, and the parameters 
are shown in TABLE V. Fig. 15 and Fig. 16 shows the 
simulation results of the rectifier fed by 1-ϕ supply at 3 kW and 
3-ϕ supply at 10 kW respectively. The proposed OBC will have 
two connectors, the 1-ϕ connector (regulated by BS13363) and 
the 3-ϕ connector (regulated by IEC 62196), for users to select. 
TABLE V   
CIRCUIT PARAMETERS 
Grid voltage Vg 
230 V (RMS, 1-ϕ) 
400 V (RMS, 3-ϕ) 
Grid frequency fg 50 Hz 
Grid side inductor Lg 30 μH 
Converter side inductor Lc 350 μH 
LCL capacitor Cf 16 μF 
DC-link capacitor Cdc 10 μF 
DC-link voltage Vdc 650 V 
Output power Po 
3 kW (1-ph) 
10 kW (3-ph) 
Switching frequency fsw 50 kHz 
 
vab(t) vbc(t) vca(t)
ia(t) ib(t) ic(t)
vdc(t)
 
Fig. 15.  The simulated waveforms of the converter with 3-ϕ power supply 
at 400 V and 10 kW. The Vdc = 650 V.  
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Once the corresponding plug has been connected, the OBC will 
work accordingly for that connection, either 1-ϕ or 3-ϕ. It is 
obvious that the charging voltage remains the same during each 
charging event, either 1-ϕ or 3-ϕ for each charging event thus 
there is no need for dynamic switching between 1-ϕ and 3-ϕ 
within one charging event. However, the additional 3-ϕ 
charging opportunity offered by the technology reported in this 
paper will benefit motorists by using 3-ϕ charging facility for 
three times higher charging rate by using the 1-ϕ and 3-ϕ 
compatible OBC.  
Fig. 15 shows that both the DC-link voltage and the AC line 
current are smooth when connected with a 3-ϕ grid. The 
performance of the rectifier with a small DC capacitor and 
without using the APF is firstly assessed to highlight the 
significance of the distortion caused by the double-line power 
vg(t)
ig(t)
vdc(t)
vmin=214.4V
vmax=995.1V
imax=85.57A
230 V RMS
325 V peak
 
(a) 
vg(t)
ig(t)
vdc(t)
vmin=203.4V
vmax=374.6V
imax=19.78A
120 V rms, 
170 V peak
 
(b) 
Fig. 16.  The simulated waveforms of the conventional H-bridge (HB) with the 
LCL filter (all the parameters are as shown in TABLE V) connected to a 1-ϕ 
grid: (a) Vg = 230V, Po = 3 kW and (b) Vg = 120 V, Po = 300 W.  
vg(t)
ig(t)
vdc(t)
vdcmin = 639.9 V
vdcmax = 651.6 V
 
Fig. 17.  The simulated waveforms of the proposed method of the converter 
connected to a 1-ϕ grid.  
Load Plug LCL Filter Converter Controller
The conventional capacitor-bank
Electrolytic capacitors with low 
reliability, 1.2 mF 900 V 
Film capacitors with 
high reliability,
10 μF 900 V
(a)
(b) (c)
The proposed technique
Room Reserved for 
the capacitor bank
Film capacitor for the 
proposed technique 
W × L × H = 80×275×25 mm3 
Volume = 550×103mm3
Weight = 710.6 g
W × L × H = 31.5×44×37 mm3 
Volume = 51.28×103 mm3
Weight = 66 g
 
Fig. 18.  Test set-up of (a) overall converter, (b) the capacitor bank for the dc 
capacitor storage technique, and (c) the film capacitor for the proposed 
technique.  
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pulsation. When connected with a 1-ϕ grid using the 
conventional 1-ϕ converter (the HB circuit with the LCL filter 
in TABLE V, 10 μF dc capacitor, and the SPWM modulation 
technique) for the rated 3 kW operation, as shown in Fig. 16 (a), 
both the DC voltage and the AC current are greatly distorted 
due to the 100 Hz power pulsation. The voltage ripple is 780.7 
V which was more than the nominal DC voltage of 650 V, and 
the maximum value reaches 95.1 V. The grid current is also 
significantly distorted because of the DC voltage ripple. 
Because the voltage and current stress are significantly higher 
than th e nominal voltage and current and the magnitude of the 
over current and voltage depend on the power, it is impractical 
to verify the results with experiment at the rated power if using 
the same rating of the devices in the rectifier. Instead, a scaled-
down test set-up with Vg = 120 V and Po = 300 W is conducted 
experimentally thus a 300 W simulation as shown in Fig. 16(b) 
is also presented for comparison. If the proposed technique with 
Cdc = 10 μF is applied, the DC-link voltage ripple in Fig. 17 is 
11.7 V; in comparison, if the conventional HB with Cdc = 10 μF 
is applied, the ripple voltage as shown in Fig. 16(b) is (995.1 − 
214.4) V = 780.7 V. The comparison between Fig. 16(b) and 
Fig. 17 shows that the proposed technique can greatly reduce 
the 2nd order harmonic in the DC-link. The conventional HB can 
also achieve small 2nd harmonic with bulk DC capacitors, and 
the required Cdc can be calculated by using (33): to achieve ΔVdc 
= 11.7 V, the required Cdc is Cdc = 3000 / (314×650×11.7) F = 
1.13 mF; in comparison, to achieve ΔVdc = 11.7 V, Fig. 17 with 
the proposed technique only uses Cdc = 10 μF. Comparing 
between 10 μF in the proposed technique and the 1.13 mF in 
the conventional H-bridge converter, it can be concluded that 
the proposed APF requires only less than 1% capacitance of the 
DC capacitor to achieve the same 2nd order DC harmonics. 
 
B. Experiments 
 
The experiment test set-up is shown in Fig. 18. The 
comparison between Fig. 18 (b) and (c) showed that the size 
reduction of the DC-link capacitor is significant. The significant 
reduction of the DC capacitance allows using the film 
capacitors at the DC-link, which improved the reliability and 
lifetime of the OBC due to higher robustness of the film 
capacitor than its electrolytic counterpart.  
(a)
(b)
IEEE 519
PF: 0.9960
TDD: 1.9927
(c)
Vg [200 V/div]
Vdc [200 V/div]
Ig [5A/div]
Time [10 ms/div]
 
Fig. 19.  The 300 W experimental results of the proposed technique with the 10 
μF dc capacitor: (a) the waveforms of Vdc, Vg, and Ig, (b) the spectrum of the dc 
voltage Vdc, and (c) the spectrum of the grid current Ig versus the IEEE 519 
current limit. 
(a)
(b)
IEEE 519
PF: 0.9869
TDD: 2.7706
(c)
Vg [200 V/div]
Vdc [200 V/div]
Ig [5A/div]
Time [10 ms/div]
 
Fig. 20.  The 500 W experimental results of the proposed technique with 10 μF 
dc capacitors: (a) waveforms, (b) dc voltage spectrum, and (c) current spectrum 
versus standard limit.
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Fig. 19-Fig. 21 show the experiments with the proposed APF 
technique at 300 W, 500 W, and 3 kW rated power respectively. 
The waveforms in  Fig. 19(a), Fig. 20(a) and Fig. 21(a) show 
that the DC-link voltage was smooth, and the grid current is 
sinusoidal with acceptable small distortions; the dc ripple 
spectrum in Fig. 19(b), Fig. 20(b), and Fig. 21(b) show that the 
100 Hz voltage pulsations are small at various load conditions; 
the grid current spectrum show that at various load conditions, 
the grid current can satisfy the grid code in the IEEE 519. The 
experimental results in Fig. 21 match the simulations shown in 
Fig. 17 well. Fig. 22 shows that the proposed technique can 
(a)
(b)
(c)
PF: 0.9991
TDD: 3.3414
Time [10 ms/div]
Vg [200 V/div]
Vdc [200 V/div]
Ig [5A/div]
 
Fig. 21.  The 3000 W experimental results of the proposed technique with the 
10 μF dc capacitor: (a) the waveforms of Vdc, Vg, and Ig, (b) the spectrum of the 
dc voltage Vdc, and (c) the spectrum of the grid current Ig versus the IEEE 519 
current limit. 
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Fig. 22.  The percentage of the 100 Hz voltage ripple of Vdc over its mean value 
at various loads with the proposed technique and 10 μF dc capacitor.  
 
Fig. 23.  The experimental efficiency comparison between the proposed 
technique with 10 μF dc capacitor and the conventional 1-ϕ HB converter with 
1.3 mF dc capacitor at various loads. 
(a)
(b)
IEEE 519
PF: 0.8089
TDD: 31.6227
(c)
vg(t) [500 V/div]
vdc(t) [200 V/div]
ig(t) [5A/div] Time [10 ms/div]
 
Fig. 24.  The 300 W experimental results of the conventional H-bridge 
converter with the 10 μF dc capacitor: (a) the waveforms of Vdc, Vg, and Ig, (b) 
the spectrum of the dc voltage Vdc, and (c) the spectrum of the grid current Ig 
versus the IEEE 519 current limit.
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limit the magnitude of the 100 Hz voltage ripple with the 
various loads to less than 1.5% of the DC voltage (650V) from 
300 W to 3000 W.  
Fig. 23 shows the efficiency comparison between the 
proposed technique with 10 μF dc capacitor and the 
conventional 1-ϕ converter (the HB circuit with the LCL filter 
in TABLE V, and the SPWM modulation technique) with 1.3 
mF dc capacitors. The efficiency of the proposed technique 
decreases because the extra APF (the third leg) consumes 
power, and the peak efficiency is 97.6% at 3000 W.  
Fig. 24(a) and Fig. 25(a) shows that the conventional 1-ϕ 
converter (which is a HB with the LCL filter) with 10 μF dc 
capacitance suffered great distortion from both the DC-link 
voltage and the grid current. When operating at 500W, the 
experiment of non-APF is conducted with reduced Vg (120 V) 
and Vdc (325 V) to avoid the over voltage / current failure caused 
by power pulsation. Fig. 24(b) and Fig. 25 (b) shows that the 
100 Hz ripple was 49.97% (324.8 V) and 84.89% (275.8 V) 
respectively. The experiment matched the simulations shown in 
Fig. 16 (b) well.  
 
VI.  CONCLUSION  
 
This paper proposes a voltage-source converter which is 
compatible with both 1-ϕ and 3-ϕ grids. The circuit is still the 
classic 3-ϕ converter, but the control stratagem and the LCL 
filter are redesigned to address the issue of the power pulsation 
at double-line the grid frequency. When connected with a 1-ϕ 
grid, the power pulsation at double-line the grid frequency is 
diverted and stored into the LCL filter by utilizing the third leg 
of the rectifier circuit. Therefore, neither extra active switches 
nor passive components are required. The advantages of the 
proposed technology can be summarized as below:  
1. Good compatibility: the charger can work with both 3-ϕ 
and 1-ϕ grids without changing the topology. When 
connected with a 1-ϕ grid, the third leg is used, and no 
extra active switches are required.  
2. Simple circuit: Cf in the LCL filter is utilized to store the 
pulsating power. Lg and Lc are utilized to damp the ripple 
current. Therefore, no extra passive components are 
required.  
3. LCL filter’s size/volume reduction: Although the Cf of the 
LCL filter is increased to store the pulsating power, the 
total volume and weight of the LCL filter can be reduced 
by 76.47% and 103.4% due to the reduction of the Lg. 
4. DC-link capacitance reduction: The DC-link capacitance 
can be reduced by 130 times at the same switching 
frequency of the rectifier compared with the conventional 
DC capacitor storage techniques as mentioned in the 
experimental section.  
5. Unified equations for size evaluation: the unified 
equations are obtained to identify the optimal circuit for 
AC/DC APFs with capacitors/inductors as energy storage 
devices and can be used to optimize the size/weight of the 
LCL filter.  
6. High dc-voltage utilization: when connected with a 1-ϕ 
grid, the system operates in an unbalanced 3-ϕ condition. 
Therefore, the advantages of the 3-ϕ system can be 
utilized to increase the DC voltage utilization by 15% and 
increase the utilization of the LCL capacitor by three times 
because of applying the SVPWM and Y/Δ transformation 
provided by the 3-ϕ systems. 
 
APPENDIX 
 GRID HARMONIC CURRENT WITH 1-Φ GRID 
 
When operating with under 1-ϕ voltage, the circuit is as 
shown in Fig. 26, which is a 4-node network. Write the nodal 
equations in the matrix format as follows: 
1
2
3
cvta
Lc cvtb
cvtc
V V
V Y V
V V
      
=         
Y  
(a)
(b)
(c)
IEEE 519
PF: 0.8992
TDD: 32.4012
vg(t) [200 V/div]
vdc(t) [200 V/div]
ig(t) [10 A/div]
Spectrum of Ig
Time [10 ms/div]
 
Fig. 25.  The 500 W experimental results of the conventional H-bridge 
converter with the 10 μF dc capacitor: (a) the waveforms of Vdc, Vg, and Ig, (b) 
the spectrum of the dc voltage Vdc, and (c) the spectrum of the grid current Ig 
versus the IEEE 519 current limit. 
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where Y is the bus admittance matrix and its value is: 
( ) ( )
( ) ( )
0.5 0.5
0.5 0.5
Lc Lg Cf Cf Lg Cf Cf
Lg Cf Lc Cf Lg Cf Cf
Cf Cf Lc Cf Cf
Y Y Y Y Y Y Y
Y Y Y Y Y Y Y
Y Y Y Y Y
 + + + − + −  = − + + + + − 
− − + +  
Y
 
where YLg, YLc, and YCf are the admittance of Lg, Lc, and Cf 
respectively.  
 
Because Ig = ( ) ( )1 2 2 gV V sL− , Ig can be derived in the 
matrix format as:  
[ ] [ ]
1 1
1
2 2
3 3
1 11 1 0 1 1 0
2 2g Lcg g
V V
I V Y V
sL sL
V V
−
      
= − = −         
Y , and 
can be simplified as:  
 ( ) ( )3 3
cvt a cvtb
g
g c f g c
V V
I
s L L C s L L
−
=
+ +
 (37) 
Because the most significant harmonic is Vhar, and Vcvta≤Vhar, 
Vcvtb≤Vhar. The maximum value of Ig is as (38), 
 ( ) ( )3
2
3
har
g har
g c f g c
V
I
s L L C s L L−
≤
+ +
 (38) 
Define GLCL-har as the maximum harmonic transfer function, 
then, 
 ( ) ( )3
2
3
g har
LCL har
cvt har g c f g c
I
G
V s L L C s L L
−
−
−
= =
+ +
 (39) 
With a balanced 3-ϕ system, the transfer function of the LCL 
filter is ( ) ( )3
1
3LCL har g c f g c
G
s L L C s L L−
=
+ +
, and the 
maximum voltage harmonic remains unchanged as (26). 
Therefore, the worst scenario for Ig harmonics happens when 
connected to a 1-ϕ grid, and the LCL filter designed for the 
proposed 1-ϕ system can meet the grid current harmonic for the 
balanced 3-ϕ system.  
Eq. (37) shows that Vcvtc has no contribution to Ig. To analyse 
the reason, the superposition theory is applied. Thus, all the 
voltage sources except Vcvtc are shorted as shown in Fig. 27. It 
is seen that Node 1 and Node 2 are in the equal voltage potential 
points of a balanced Wheatstone bridge when the only vcvtc is 
applied. Therefore, Ig is independent of Vcvtc.  
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